Scaling transistors' dimensions has been the thrust for the semiconductor industry in the last 4 decades. However, scaling channel lengths beyond 10 nm has become exceptionally challenging due to the direct tunneling between source and drain which degrades gate control, switching functionality, and worsens power dissipation. Fortunately, the emergence of novel classes of materials with exotic properties in recent times has opened up new avenues in device design. Here, we show that by using channel materials with an anisotropic effective mass, the channel can be scaled down to 1nm and still provide an excellent switching performance in both MOSFETs and TFETs. In the case of TFETs, a novel design has been proposed to take advantage of anisotropic mass in both ON-and OFF-state of the TFETs. Full-band atomistic quantum transport simulations of phosphorene nanoribbon MOSFETs and TFETs based on the new design have been performed as a proof.
Shrinking the size of metal oxide semiconductor field effect transistors (MOSFETs) has improved the functionality, speed, and cost of microprocessors over the last four decades. However, the advantages of scaling are quickly fading away [1] . For example, the operational frequency of CPUs has stopped improving since 2003 due to power consumption of CPUs reaching their cooling limit (≈100W/cm 2 ) [2] . Moreover, scaling down L ch towards the few nanometer regime is becoming more challenging due to source-to-drain (SD) leakage current [3, 19] ; the gate controlled potential barrier becomes more transparent as channel becomes shorter and direct SD tunneling increases. Another challenge in miniaturizing MOSFETs is scaling down the supply voltage V DD [2] . A smaller V DD can be achieved in a switch with sharper ON to OFF transition. However, the steepness of conventional MOSFETs have a fundamental limit due to thermionic injection of carriers over the channel barrier (60 mV /decade at room temperature). Accordingly, V DD in MOSFETs does not scale very well. On the other hand, tunnel FETs (TFETs) can, in principle, provide steeper switching [4, 5] . Nevertheless, scaling TFETs is even trickier than MOSFETs, since scaling affects both ON-and OFF-states of the TFETs [6, 13, 16] . Hence, the tremendous improvement in processing power of transistors every few years linked to the dimension scaling and empirically described by Moore's law has reached a dead end. Fortunately, it is shown here that 2D materials with anisotropic effective mass (m * ) can be used to solve these problems and save Moore's law. The band diagram of a) 12nm long GaAs, b) 5nm long GaAs, and c) 5nm long phosphorene MOSFETs. The colormap shows the transparency of the channel. The potential barrier in the 5nm long GaAs MOSFET is transparent and hence, the gate efficiency is low. This problem can be solved by using phosphorene with high m * .
First, we discuss the source-to-drain tunneling challenge of the ultra scaled MOSFETs. Reducing the channel size makes the potential barrier more transparent. To visualize this, the transmission is shown in colormap on a logarithm scale and with an overlayed band diagram of MOSFETs in Fig. 1 . The band diagram and transmission profile of a 12nm and 5nm long channel GaAs MOSFET are compared respectively in Fig. 1a and 1b. 5nm long channel GaAs MOSFET suffers significantly from SD leakage which reduces the gate control. Equation (1) shows the dependence of tunneling current through barrier on m * of the channel material. According to Equ. (1), an apparent solution to the high transparency of channel barriers in short channel regime is a channel material with higher effective mass.
Although high m * channel materials block SD tunneling effectively, they have a set of drawbacks too. Quantum capacitance (C Q ) of channel material increases as a result of larger density of states (DOS) and m * . Accordingly, the gate capacitance (C G ) which is the net series capacitance of C Q and oxide capacitance (C ox ) increases. Hence, a larger m * translates into a larger switching delay
Anisotropic effective mass can provide a solution to this problem with reducing C Q by a factor of m * l /m * h . This reduction of C Q is the result of the decreased density of states (DOS) in anisotropic materials:
where m * l and m * h are low and high effective masses of the channel material along its two main axes. If high m * axis of channel is aligned with transport direction and low m * axis is aligned with the confinement direction, both low transparency and small switching delay can be achieved. Note that high m * along the channel increases the carriers decay rate through barrier exponentially, whereas low confinement m * reduces DOS and C Q . Hence, a 2D material such as phosphorene [9] with anisotropic m * [10] can provide an excellent switching performance in MOSFETs ensuring the continuation of Moore's Law to atomic dimensions.
Here, we discuss the scaling challenge of TFETs. Although TFETs were intended to reduce the power consumption of transistors [4, 5] , scaling TFETs below 10nm is even more challenging than MOSFETs [6, 13, 16] . The ON-state and OFF-state tunneling currents (I ON and I OFF ) depend on the same device parameters [24] . Thus decreasing I OFF would reduce I ON . Roughly, the ON/OFF ratio of TFETs depends on [13, 24, 25] :
where Λ and L ch are the tunneling distances in the ON-and OFF-state respectively. m * r1 and E g1 (m * r2 and E g2 ) are the reduced effective mass and the bandgap of the channel material (source-tochannel junction), respectively.
Shrinking the channel length to few nanometers brings L ch /Λ close to 1 and reduces I ON /I OFF significantly. One apparent solution can be a heterostructure channel where the term m * r2 E g2 is much smaller than m * r1 E g1 due to different materials used in the source and channel regions [18, 26] . However, heterostructure TFETs suffer from interface states which deteriorate their OFFstate performance [27] [28] [29] . Although homojunction TFETs do not have the interface states, it is challenging to provide high ON/OFF ratio especially below 6nm [13, 14] . Anisotropic effective mass can also provide a solution for this challenge by setting source-channel junction along low m * axis of channel material and the channel barrier along high m * axis. Although, many novel materials and designs have been proposed to enhance the performance of TFETs such as 2D material TFETs [7, 8, 15] , Nitride heterostructures [18] , dielectric engineering [17] , there are not many proposals for solving the scaling challenge of TFETs [13] . In this work, a new TFET design is proposed to overcome the scaling challenge and enable downsizing to 2nm channel lengths. Fig. 2a shows a novel TFET device structure to take advantage of anisotropic effective mass. Notice that the gate is L-shaped. Fig. 2b depicts that the tunneling in the ONstate occurs along the low m * axis of the channel enhancing the I ON . However, the tunneling in the OFF-state occurs along the high m * axis and results in a very low I OFF . Hence, this new TFET design can revive Moore's law for sub-10nm TFETs.
In this work, phosphorene nanoribbon has been chosen as the channel material since it has a large effective mass anisotropy in zigzag and armchair directions. Moreover, multi-layer phosphorene provides a range of bandgap (E g ≈1.45 to 0.4eV [11, 12] ) suitable for transistor applications. E g of monolayer (1L-) and bilayer (2L-) phosphorene is about 1.45eV and 0.8eV, respectively. Since MOSFETs require larger E g for a smaller source-to-drain leakage, a monolayer phosphorene has been used here. The situation is more tricky in TFETs which need optimized E g . It was shown previously that 2L-phosphorene has an optimum E g , and hence 2L has been chosen for TFETs. HfO 2 is used as the gate dielectric with an equivalent oxide thickness (EOT) of 0.5nm in both MOSFETs and TFETs and I OFF is set to 10 −4 µA/µm. Fig. 3a compares I D -V G of a conventional 2L-phosphorene nanoribbon along zigzag and armchair transport directions with L-shaped gate (L-gate) TFET calculated from full-band atomistic quantum transport simulations using NEMO5 [22, 23] . Not only does the L-gate TFET have I ON close to that of the armchair ribbon (low m * ), but it also has I OFF similar to that of the zigzag ribbon (high m * ). Hence, the L-gate design has the advantages of both low and high m * devices simultaneously: high I ON and low I OFF .
The performance of the L-gate TFET depends on the length dL (see Fig. 3b ) which determines the width for ON-current. In conventional TFETs, dL equals 0. Fig. 3b shows I ON of L-gate TFET as a function of dL for a fixed I OFF of 10 −4 µA/µm. Increasing dL enhances I ON significantly, however it reduces the source extension by dL/2. Accordingly, there is a limit on dL according to the footage requirements in the design. Nevertheless, a dL of about 2.5nm can improve the performance of TFET approximately by 2 orders of magnitude. Fig. 3c shows ultra-scaled L-gate TFETs with channel lengths from 9nm down to 2.3nm with a V DD of 0.2V. In ultra-scaled TFETs, V DD cannot scale below V DD = 0.2V since the maximum tunneling energy window is limited by V DD . The L-gate TFETs with L ch above 2nm provide I ON /I OFF > 10 4 and satisfy the minimal ITRS requirement for I ON /I OFF ratio. Although the Lgate design has improved the performance of TFETs significantly, the ON-state performance of TFET decreases for devices with L ch and V DD below 2nm and 0.2V, respectively. Fig. 3d shows I ON /I OFF ratio of L-gate TFETs as a function of L ch . Ultra-scaled channel lengths put a limit on dL. Hence, dL shrinks down from 3.5nm to 1nm when the channel length scales down from 9nm to 2.3nm. L-gate TFETs with channel lengths down to 2nm provide I ON /I OFF ratio larger than 10 4 (required by ITRS as minimum amount of I ON /I OFF ratio). This result proves that L-gate TFETs with a channel material of anisotropic m * enable successful scaling of TFETs down to the ultimate limit; a channel with a few atoms.
As mentioned before, ultra-scaled MOSFETs require large m * and E g to block source-to-drain tunneling. Hence, 1L-phosphorene nanoribbon has been chosen here which has the highest m * and E g compared to multilayer phosphorene. The schematic of the 1L-phosphorene MOSFET has been shown in Fig. 4a . The supply voltage is fixed to 0.5V, much higher than V DD of TFETs, since the Boltzmann limit of subthreshold swing in MOSFETs (i.e. 60 mV/decade in room temperature) does not allow the scaling of V DD .
The transfer characteristics of a short channel 1L-phosphorene (L ch =3nm) with transport direction along low m * (armchair) and high m * (zigzag) are compared in Fig. 4b . As expected, the gate efficiency of a phosphorene MOSFET is much better when the high m * (zigzag) axis is along the transport direction. This better gate efficiency improves the subthreshold slope of MOSFET significantly. Fig. 4c shows I D -V G of zigzag scaled phosphorene MOSFETs with channel lengths from 12nm to 1.6nm. Notice that for phosphorene MOSFETs with L ch > 1.6nm an I ON larger than 1.1mA/µm and an I ON /I OFF ratio larger than 10 6 have been achieved. 1L-phosphorene MOSFETs show a significant advantage over other 2D materials whose performances are diminished below 5nm channel lengths [30] .
MOSFETs with long channels do not suffer from source-to-drain tunneling. Accordingly, a high transport m * is not required for blocking this leakage current. Actually, in long channel regime, a low transport m * can be beneficial and enhance the ON-state performance of the transistor since it leads to a higher carrier injection velocity. Fig. 4d shows I ON /I OFF ratio of phosphorene nanoribbon MOSFETs as a function of L ch along zigzag and armchair transport directions. Although zigzag nanoribbon MOSFETs significantly outperform the armchair ones in short channels due to lower source-to-drain tunneling, armchair nanoribbon MOSFETs show a better performance in longer channels due to higher injection velocity. There is a critical channel length (i.e. 6nm in 1L-phosphorene) in MOSFETs below which having a low m * becomes critical and above which a high m * is beneficial. In summary, the channel materials with anisotropic effective mass can be used to design transistors scalable to 1-2nm channel lengths. In MOSFETs, the high effective mass along transport direction blocks the direct source to drain tunneling and low effective mass reduces the quantum capacitance and switching delay. On the other hand in TFETs, a novel L-shaped gate design is proposed which can provide advantage of high tunneling rate in the ON-state and low tunneling rate in OFF-state by engineering the tunneling paths along low and high effective mass directions. In summary, anisotropic effective mass can be used in an L-gate design to obtain large ON/OFF ratio in an ultra-scaled homojunction TFET.
Methods
The atomistic quantum transport simulation results have been obtained from the self consistent solution of 3D-Poisson equation and Non-equilibrium Green's Functions (NEGF) method using the Nanoelectronics modeling tool NEMO5 [22, 23] . The Poisson equation provides the potential for NEGF method and takes the free charge in return. The tight-binding Hamiltonian of phosphorene used in NEGF calculations employs a 10 bands sp 3 d 5 s * model. Phosphorene is a material with anisotropic dielectric properties. The details of the Poisson equation with anisotropic dielectric tensor and NEGF equations can be found in our previous works [7, 14] .
